

WHAT IS CLAIMED IS:

1. Charge-trapping memory device comprising:
a semiconductor body or substrate with at least one memory cell arranged in said semiconductor body or substrate;
source and drain regions formed by doped regions in said semiconductor body or substrate and limited by junctions;
a gate dielectric on a surface of said semiconductor body or substrate between said source and drain regions and having a layer thickness;
a gate electrode on said gate dielectric; and
a charge-trapping layer formed within said gate dielectric,
the charge-trapping layer comprising two strips which are each located between an upper boundary of said junctions and said gate-electrode and which are enclosed by said gate dielectric, said strips being formed of a material with higher relative permittivity than the gate dielectric, and
said strips having a layer thickness which is provided relative to said layer thickness of said gate dielectric in an area between said strips and a total layer thickness of said gate dielectric in an area of said strips in such a manner that a positive voltage applied to said gate electrode and provided for inducing a Fowler-Nordheim-tunnelling of electrons into said charge-trapping layer generates an electric field strength in said area of said strips, which is larger or equal to an electric field strength in said area between said strips during a process of erasure of said memory cell.

1 2. Charge-trapping memory device according to claim 1, in which said gate dielectric is
2 silicon dioxide and said charge-trapping layer is silicon nitride; and
3 the ratio of said layer thickness of said charge-trapping layer and said layer thickness of
4 said gate dielectric in said area between said strips is between 0.3 and 0.7.

1 3. Charge-trapping memory device according to claim 1, in which said gate dielectric is
2 silicon dioxide and said charge-trapping layer is Al_2O_3 ; and the ratio of said layer thickness of
3 said charge-trapping layer and said layer thickness of said gate dielectric in said area between
4 said strips is between 0.25 and 0.6.

1 4. Charge-trapping memory device according to claim 1, in which said gate dielectric is
2 silicon dioxide and said charge-trapping layer is HfO_2 ; and the ratio of said layer thickness of
3 said charge-trapping layer and said layer thickness of said gate dielectric in said area between
4 said strips is between 0.2 and 0.5.

1 5. Charge-trapping memory device according to claim 1, in which said total layer thickness
2 of said gate dielectric in said area of said strips is larger than said layer thickness of said gate
3 dielectric in said area between said strips.

1 6. Charge-trapping memory device according to claim 5, in which said gate dielectric is
2 silicon dioxide and said charge-trapping layer is silicon nitride; and
3 the ratio of said layer thickness of said charge-trapping layer and said layer thickness of
4 said gate dielectric in said area between said strips is between 0.3 and 0.7.

1 7. Charge-trapping memory device according to claim 5, in which said gate dielectric is
2 silicon dioxide and said charge-trapping layer is Al_2O_3 ; and the ratio of said layer thickness of
3 said charge-trapping layer and said layer thickness of said gate dielectric in said area between
4 said strips is between 0.25 and 0.6.

1 8. Charge-trapping memory device according to claim 5, in which said gate dielectric is
2 silicon dioxide and said charge-trapping layer is HfO_2 ; and the ratio of said layer thickness of
3 said charge-trapping layer and said layer thickness of said gate dielectric in said area between
4 said strips is between 0.2 and 0.5.

1 9. A memory device comprising:

2 a semiconductor body or substrate with at least one memory cell arranged in said
3 semiconductor body or substrate;

4 source and drain regions formed by doped regions in said semiconductor body or
5 substrate and limited by junctions;

6 a gate dielectric on a surface of said semiconductor body or substrate between said source
7 and drain regions and having a layer thickness;

8 a gate electrode on said gate dielectric; and

9 a charge-trapping layer formed within said gate dielectric,

10 the charge-trapping layer comprising two strips which are each located between an upper
11 boundary of said junctions and said gate-electrode and which are enclosed by said gate dielectric,

12 said strips being formed of a material with higher relative permittivity than the gate
13 dielectric, and

14 said strips having a layer thickness which is provided relative to said layer thickness of

15 said gate dielectric in an area between said strips and a total layer thickness of said gate dielectric
16 in an area of said strips in such a manner that a positive voltage applied to said gate electrode and
17 provided for inducing a Fowler-Nordheim-tunnelling of electrons into said charge-trapping layer
18 generates an electric field strength in said area of said strips, which is larger or equal to an
19 electric field strength in said area between said strips during a process of erasure of said memory
20 cell;

21 wherein said memory cell is erased by applying a positive voltage to said gate electrode
22 to induce Fowler-Nordheim-tunnelling of electrons into said charge-trapping layer;

23 said memory cell is programmed at one of said strips of said charge-trapping layer
24 individually by hot hole injection effected by a negative voltage applied to said gate electrode
25 and a positive voltage applied to one of said source and drain regions adjacent to said strip; and

26 said memory cell is read by applying a voltage between said source and drain regions of
27 said memory cell, which is reverse to a voltage applied for programming.

1 10. The memory device according to claim 9, whereby,

2 in an array of memory cells comprising:

3 at least a first memory cell and a second memory cell adjacent to said first memory cell;

4 and

5 a continuous doped region comprising as integral parts thereof a first one of said source
6 and drain regions of said first memory cell and a first one of said source and drain regions of said
7 second memory cell;

8 said first memory cell is programmed at one of said strips of said first memory cell
9 adjacent to said first one of said source and drain regions of said first memory cell, by applying a

positive inhibit voltage to a second one of said source and drain regions of said second memory cell.

11. Method for manufacturing a memory device comprising:

a semiconductor body or substrate with at least one memory cell arranged in said semiconductor body or substrate;

source and drain regions formed by doped regions in said semiconductor body or substrate and limited by junctions;

a gate dielectric on a surface of said semiconductor body or substrate between said source and drain regions and having a layer thickness;

a gate electrode on said gate dielectric; and

a charge-trapping layer formed within said gate dielectric,

the charge-trapping layer comprising two strips which are each located between an upper boundary of said junctions and said gate-electrode and which are enclosed by said gate dielectric, in which

in a first step, a layer of a material provided as gate dielectric and a layer of a material provided for said gate electrode are deposited and structured on said surface of said semiconductor body or substrate to form said gate electrode with sidewalls;

in a second step, an etching process is performed to remove parts of said gate dielectric from beneath said gate electrode on opposite sides of said gate electrode;

in a third step, oxide layers are produced on upper and lower surfaces, where said gate dielectric has been removed, leaving spaces provided for said strips of said charge-trapping layer;

in a fourth step, a material provided for said charge-trapping layer is deposited to fill said

22 spaces;
23 in a fifth step, excess deposits of said material are removed to form said strips;
24 in a sixth step, sidewall spacers are formed at said gate electrode; and
25 in a seventh step, an implantation is performed to produce said source and drain regions.

1 12. Method according to claim 11, in which
2 in the first step, the gate electrode is formed of polysilicon on a silicon substrate, and
3 in the third step, said oxide layers are produced by thermal oxidation of silicon.

1 13. Method according to claim 12, in which
2 in the third step, said oxide layers are produced so that the oxide layer on lower surfaces
3 of said gate electrode is at least 0.5 nm thicker than the oxide layer on upper surfaces of said
4 substrate.

1 14. Method according to claim 11, in which
2 in the first step, said gate electrode is structured so as to form part of one of a number of
3 wordlines within an array of memory cells and
4 after the seventh step, an electrically conductive material is filled into interspaces
5 between said wordlines and structured to form local interconnects, and bitlines are arranged
6 above said local interconnects and electrically insulated from said wordlines,
7 said local interconnects being provided as electric connections between said source and
8 drain regions and said bitlines,
9 said bitlines being contact-connected to said local interconnects in next but one of said
10 interspaces between said wordlines, in each case to contact said source and drain regions of two
11 of said memory cells that are subsequently arranged along said wordlines.